Design And Reuse SoC News Alert

June 29, 2004

Welcome to issue of June 29, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: SAFENET, INC.

Webinar "Developing Secure Mobile Applications"
Developing security features for wireless applications is challenging, often causing project cost overruns and affecting both security and performance of the application. Join this Webinar and learn how to avoid pitfalls and develop effective security features for your mobile applications.
Click here to register

802.11abg MAC and Baseband Processor Station IP from Redpine Signals, Inc

10 Bit 100 MSPS Pipeline ADC For CMOS Imaging from Silicon & Software Systems

Compact 802.11i CCM Engine (less than 9K gates) from IP Cores, Inc.

LEON behavioral simulator from Gaisler Research

High efficiency step-up / step-down DC-DC converters on TSMC 0.18um from LTRIM Technologies

USB 2.0 Multi-Point OTG Controller from Mentor Graphics (IP Division)

500MHz programmable clock-multiplying PLL on Tower 0.18um from ChipIdea Microelectronics

Tiny AES Core from Elliptic Semiconductor

Approaches to accelerated HW/SW co-verification

Simplifying SoC design with the Customizable Control Processor

Efficient audio is essential for low-power 3G mobiles

SoC IP Blocks Solve the 3G Power Management Issues

Optimizing power-management IP integration in 3G SoCs

Low-power memory system for 3G designs

Achieving Better Code Optimization in DSP Designs

The Ins and Outs of IP

IP/SOC PRODUCTS

Virage Logic Introduces Ultra-Low-Power Semiconductor IP Platform, Allowing Up to 20X Reduction in Static, 80 Percent in Dynamic Power Dissipation

Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow

Rambus and Mentor Graphics Collaborate to Offer Interoperable PCI Express Solutions; Proven PCI Express-Compliant Solutions Now Available to Chip Designers

CEVA Announces Launch Of Lowest-Power SGMII IP For Gigabit Ethernet Interfaces In Enterprise And Carrier Data Communications Systems

Sonics to deliver complete DRAM scheduler and controller subsystem IP for advanced digital ultimedia SoCs

Xilinx broadens presence in storage area network market with new 1 & 2 Bgps fibre channel solution

MindTree announced BQB v1.2 qualification of Bluetooth Protocol Stack

Alphamosaic develops new advanced mobile multimedia architecture

BUSINESS

Barcelona swaps IP model for EDA licensing

TriCN teams with Innotech to expand international sales presence

Silicon Image to separate CEO and Chairman role

CEVA Confirmed As World's Leading Licensor Of DSP Intellectual Property

Sonics, Inc. completes $10M investment; brings series C total to $35M

LSI Logic Collaborates with Key SOC Solution Providers in Asia to Enable DSP-Based Design

FINANCIAL RESULTS

Silicon Image raises Q2 2004 guidance

LEGAL

Semiconductor Insights launches IPinsights Patent Brokerage

DEALS

MIPS Technologies Licenses the MIPS32 24K Core Family to Kawasaki Microelectronics

Pantech selects TTPCom's EDGE technology

Dialog Semiconductor delivers its first color LCD drivers for mobile phones in collaboration with Chartered and eMemory Technology

Digeo Expands ARC License to include new ARC600 RISC/DSP For Its Next Generation Set Top Boxes

EMBEDDED SYSTEMS

Cellular Handset Applications Developers Benefit from Nucleus RTOS Support for Texas Instruments' OMAP Platform

Hantro's Camcorder application receives Symbian Signed Status

FPGA/CPLD

Xilinx delivers Virtex-4 FPGAs

Altera's New Cyclone II FPGAs Offer 30 Percent Lower Costs Than Previous Generation

New Cyclone II Device Family Expands Altera's Leadership in Low-Cost, High-Volume FPGA Market

Xilinx extends Aurora serial connectivity protocol for 10 GigaBits per second links & beyond

Xilinx shatters 2.4 TeraBit PICMG 3.0 bandwidth barrier by demonstrating 10Gbps serial signaling over ATCA backplane

OTHER

Aware, Inc. Demonstrates the Latest ADSL Technologies at SuperComm 2004

SPONSORED BY: TRUE CIRCUITS, INC.

True Circuits, Inc. offers a family of standardized clock generator, deskew, low-bandwidth and spread-spectrum PLLs & DDR DLLs that spans nearly all performance points and features typically requested by ASIC designers.
These high-quality, low-jitter, silicon-proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors and functions in TSMC, UMC and Chartered processes from 0.25 to 0.09 micron.
Call (650) 691-2500 or visit http://www.truecircuits.com/dr5.

IP/SOC 2004
Grenoble, France
December 8-9, 2004

D&R Silicon IP / SoC Catalog :
The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

D&R Software IP Catalog :
A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

D&R Verification IP Catalog :
Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)

Search for Silicon IP

Search for Verification IP

Search for Software IP

Find an Expert

Industry Articles